According to the wide developments in the area of communications, there is a demand for secure system for data transmissions. Hence, a new algorithm and security standards are developed. One of these algorithms and standards are the Hash function. In this paper, a Hash system SHA-2 MIPS (Microprocessor without Interlocked Pipelines) Processor (single cycle) is designed using Xilinx Spartan-3AN interfaced with keyboard and Video Graphics Array (VGA) display. The implementation of the MIPS processor by choosing a certain number of instructions that is necessary to invoke the SHA-384 and SHA-512 algorithm. A keyboard is interfaced with the Xilinx Spartan-3AN kit, to enable the user to enter the data and the result is shown on a VGA Display.
Introduction
A variation on the message authentication code is the one-way hash function. A hash function accepts a variable-size message M as input and produces a fixed-size output, referred to as a hash code H(M).Hash functions are used in conjunction with symmetric ciphers for digital signatures. In addition, hash functions are used for message authentication [1] . VHDL (Very High Speed Integrated Circuit Hardware Description Language) is a hardware description language. It describes the behaviour of an electronic circuit or system, from which the physical circuit or system can then be attained [2] .
One of the earliest hardware designs of hash function is reported by selimis in [3] . The authors in [4] propose a processor for both SHA-1 and MD5 algorithms, and implemented on an Altera Apex 20k. While in [5] a high-performance SHA-1 design in presented and implemented on a Xilinx Vertex-E FPGA. The authors in [6] implement a SHA-1, HAS-160 and MD5 in one chip. In [7] a processor is designed to support the algorithm of SHA-1 and SHA-256 hashing. However, in this research SHA-384 and SHA-512 hash MIPS processor with keyboard and VGA display is designed and implemented using Xilinx-Spartan-3AN.
SHA-2 Algorithms
The SHA-2 namely SHA-384, and SHA-512 have several commonalities. SHA-2 algorithms are one-way hash functions that process a message to produce a message digest.
This paper was implemented SHA-384 and SHA-512 hash algorithms. Each algorithm can be classified into two stages.
The first stage is the Pre-processing stage and the second is Hash Computation. 
A. Pre-processing

B. Hash Computation
Hash Computation various depending on the algorithm used if it is SHA-384 or SHA-512.
• SHA-512 Computation
The message digest is 8 hash variables each of 64 bits are used. It take 80 rounds to completed SHA-384 and SHA-512 calculation. SHA-512 algorithm is done as follows:
In the first step hash variables shown in Table II 
W[t] = W[t-16] + S0 + W[t-7] + S1
Where >>> is right rotate and >> is right shift In the third step 8 variable (A to H) is added which are equal to (H0 to H7)
The fourth step is the main loop where (A to H) will be calculated in 80 Round as follow:
TEMP1 = H + S1 + CH + K[t] + W[t] TEMP2 = S0 + MAJ H = G G = F F = E E = D + TEMP1
( 
V0 = (A >>> 28) ⊕ (A >>> 34) ⊕ (A >>> 39) V1 = (E >>> 14) ⊕ (E >>> 18) ⊕ (E >>> 41)
CH = (E & F) ⊕ ((¬ E) & G)(3)
MAJ = (A & B) ⊕ (A & C) ⊕ (B & C)
The final step is adding (A to H) with (H0 to H7) which produce the massage digest of 512-bit.
H0 = H0 + A H1 = H1 + B H2 = H2 + C H3 = H3 + D (4)
H4 = H4 + E H5 = H5 + F H6 = H6 + G H7 = H7 + H • SHA-384 Computation
SHA-384 and SHA-512 are identical algorithms except that: The massage digest in 384-bit is constructed by omitting (H6-H7).
The initial hash values for SHA-384 are different from that of SHA-512 H0 through H7 are shown in Table III.   Table III. Initialized SHA-384 Variable • R-type Instructions R-type instructions have three registers as operands: two as sources and one as a destination.
It has six fields: funct(function) ,op(opcode), rs(source register), rt(target register), rd(destination register) and shamt(shift operations). Each field is five or six bits, as indicated in fig.2a . This format is used only with jump instructions. This instruction format uses a single 26-bit address operand, addr, J-type instructions begin with a 6-bit opcode. The remaining bits are used to specify an address addr, as indicated in fig.2c . 
Processor Design
The single-cycle microarchitecture executes an entire instruction in one cycle. It is easy to explain and has a simple control unit. Because it completes the operation in one cycle it does not require any nonarchitectural state. However, the cycle time is limited by the slowest instruction [8] [9] .
In this research few instructions were implemented in the design only the instructions that requires to invoke the algorithm of SHA-384 and SHA-512 were implemented using VHDL in Xilinx ISE software environment .
Since SHA-384 and SHA-512 hash variable is 64-bit so in this paper a MIPS single-cycle processor of 64-bit is designed for SHA-384 and SHA-512.
The simple design of a 64-bit, single cycle MIPS processor consists of two parts:
• 64-bit Datapath • Control unit.
A. 64-bit Datapath
A 64-bit single cycle MIPS processor requires a 64-bit datapath. It contains element such as registers, memories, ALUs, sign, extenders and multiplexers. A description for each datapath is shown below: a. Program counter (PC): is a register represents the address of instruction to execute which has 32-bit size.
b. Instruction memory: store instructions used to execute hash function and consist of a 64-bit data as its output c. Register file : consist of 32 registers, each has 64-bit in size. It has two read port and one write port.
d. Data memory : has one input write port (WR) and two output read ports (RD).The input is written in memory which specified by the address (A) if (WE) signal is 1 at the raising edge of (clk) signal, each memory location is 64-bit size.
e. Sign extension simply copies the most significant bit of a 16-bit input size.
f. ALUs is used in order to execute the arithmetic and logical instructions. ALUs take alucontrol(2:0) as input and generate corresponding function . Note that there are modification in some instruction. 
B. Control unit
The control unit receives from the instruction memory the current instruction funct(5:0) and Opcode(31-26) of the datapath which tell it what to do to execute the instruction. Fig .3 shows the complete design of the MIPS processor of 64-bit and Table  IV shows all instructions required to invoke the SHA-384 and SHA-512 algorithms.
Fig.3 Block diagram of MIPS Processor
Keyboard & VGA Display Interface
A keyboard consists of a matrix of keys and an embedded microcontroller that monitors (i.e., scans) the activities of the keys and sends scan code accordingly [10] .
For example, when we press and release the N key, the keyboard first transmits its make code (31) and then the break code (F0 31).
The information is transmitted as an 11-bit "packet" that contains a start bit, 8 data bits, an odd parity bit, and a stop bit, as shown in Fig 4. In this research take White Resulting black to show the character and screen background. The patterns of the tiles is 8-column-by-16-row for each character since the resolution screen is 640-by-480, 80 tile s can be fitted into a horizontal line and 30 tiles can be fitted into a vertical line. Fig .5 shows the ROM content of the letter "F". The FPGA application have eight colour corresponding to VGA port with a three-bit interface as shown in Table V . 
Results
The word "abc" was entered from the keyboard and the result of SHA-384 and SHA-512 is displayed on VGA display as shown in Fig 6. The test simulation for the word "abc" is shown in Fig. 7 and Fig. 8 .
Conclusion
A hash SHA-384 and SHA-512 was implemented using FPGA Spartan3an. A MIPS processor was designed using VHDL Xilinx ISE software language with only instructions that Hash need. This study is a starting point for future studies and can be extended to invoke the algorithm for SHA-384 and SHA-512 by using a superscalar MIPS processor.
